Datasheet4U Logo Datasheet4U.com

74VHC74 - Dual D-Type Flip-Flop

General Description

The VHC74 is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Key Features

  • High Speed: fMAX = 170MHz (typ. ) at TA = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min. ).
  • Power down protection is provided on all inputs.
  • Low power dissipation: ICC = 2µA (max. ) at TA = 25°C.
  • Pin and function compatible with 74HC74 General.

📥 Download Datasheet

Datasheet Details

Part number 74VHC74
Manufacturer onsemi
File Size 426.13 KB
Description Dual D-Type Flip-Flop
Datasheet download datasheet 74VHC74 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74VHC74 Dual D-Type Flip-Flop STMicroelectronics
74VHC74 Dual D-Type Flip-Flop Fairchild Semiconductor
74VHC00 QUAD 2-INPUT NAND GATE STMicroelectronics
74VHC00 Quad 2-Input NAND Gate Fairchild Semiconductor
74VHC02 QUAD 2-INPUT NOR GATE STMicroelectronics

Other Datasheets by onsemi

Part Number Description
74VHC02 Quad 2-Input NOR Gate
74VHC02M Quad 2-Input NOR Gate
74VHC02MTC Quad 2-Input NOR Gate
74VHC02SJ Quad 2-Input NOR Gate
74VHC08 Quad 2-Input AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74VHC74 — Dual D-Type Flip-Flop with Preset and Clear 74VHC74 Dual D-Type Flip-Flop with Preset and Clear Features ■ High Speed: fMAX = 170MHz (typ.) at TA = 25°C ■ High noise immunity: VNIH = VNIL = 28% VCC (min.) ■ Power down protection is provided on all inputs ■ Low power dissipation: ICC = 2µA (max.) at TA = 25°C ■ Pin and function compatible with 74HC74 General Description The VHC74 is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D input is transferred to the Q output during the positive going transition of the CK pulse.